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ABSTRACT
Hybrid control systems are becoming increasingly important today due
primarily to the development of the high speed digital computer. This
work involves the hybrid simulation of a relatively simple second order
analog system using a short word length digital computer for the computa-
tion of the control law for the analog system. Particular attention is
paid to the effects of the analog-digital interface on the analog system
response. A method is developed whereby the digital computer can be
programmed to minimize these interface effects.
The simulation was carried out in the Digital Control Laboratory at
the U. S. Naval Postgraduate School using the CDC 160 digital computer
and the Pace TR-20 analog computer with associated equipment. Although
the specific solution of the interface problem is directed towards the
above equipment, the general method of attack on the interface problem
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xxx is a number expressed in the decimal number system.
xxxx is a number expressed in the octal number system.
xxxx is a number expressed in the binary number system.
The one's complement of the binary number xxxx.
The ith state variable of an analog system.





The combined use of analog and digital computers in the simulation
of complex systems has increased manyfold in recent years, due primarily
to the increase in speed of computations of the digital computers. These
hybrid simulation schemes combine the parallel computation features of the
analog computer with the accuracy and versatility of the digital computer.
This study was undertaken with the purpose of developing a series of
programs and subroutines which could be used for the simulation of a large
number of hybrid control systems using a digital computer with a short word
length and limited arithmetic computational ability. As the study develop-
ed, it became apparent that one of the more important considerations was
the analog-digital interface and its possible effect on system response.
As a result, the major effort was directed towards the detailed study of
a simple second order hybrid system simulation in order to investigate
these effects in terms of a specific system.
Chapter two gives a brief description of the equipment used in the
simulation study; Chapter three describes the general considerations which
must be considered in any hybrid control scheme, and Chapter four deals with
the actual simulation study itself.
Towards the end of developing general programs, a subroutine (Appen-
dix II) was developed for general use which provides for the introduction
of computational constants into the digital computer in a format compat-
ible with the analog-digital conversion equipment. Also, the digital com-
puter program developed for the system simulation is applicable to any
second-order analog system where the digital computer is used to compute a
control value consisting of a linear combination of the states of the

analog system. Also, the general method of attack on the limitations
imposed by the A/D interface is applicable to hybrid control systems in






The experimental phases of this thesis were carried out in the
Digital Control Laboratory, U. S. Naval Postgraduate School. System
simulation was accomplished using the following equipment:
A. The Control Data Corporation 160 digital computer.
B. The Control Data Corporation 168 arithmetic unit.
C. The Pace TR- 20 analog computer.
D. A 12-bit, mult>i-channel analog-to-digital and digital-to-
analog conversion unit (ADC-DAC).
Brief descriptions of the above equipment are given in the following para-
graphs.
2.1 CONTROL DATA CORPORATION 160 DIGITAL COMPUTER.
The CDC 160 digital computer is a electronic computer controlled by
an internally stored program in sequential locations. Memory capacity is
4096 12-bit binary words of magnetic core storage, with a storage cycle
time of 6.4 microseconds. Instructions are executed in one to four stor-
age or memory cycles with the time required for execution varying from
6.4 to 25 . 6 microseconds . The average instruction execution time is 15
microseconds.
A CDC 160 computer word is made up of 12 binary digits. The bits
within a computer word are numbered from to 11, right to left, i.e.,
11 10 09 08 07 06 05 04 03 02 01 00
All arithmetic is binary, one's complement notation. Although the computer
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operates in the binary system, the octal representation of a binary num-





All positive numbers must have a "0" in bit 11; all negative numbers
must have a "1" in bit 11. In octal notation, numbers from (0000)
ft
thru
(3777) _ are positive; numbers from (4000) Q thru (7777) Q are negative,
o o o
All programs were compiled using the One Sixty Assembly Program (OSAP)
.
The OSAP output consists of a side-by-side listing of the machine language
instruction code and a alpha-numeric program listing. The CDC machine
language instruction word is divided into a six bit function code (F code)
followed by a six bit execution address (E field). Most instructions follow
this 12-bit pattern and thus require only one word of storage; however,
certain expanded instructions require 24-bits thus using two words of
storage. The first word of such a two word instruction consists of the
six-bit function code followed by a six-bit execution address which is
always zero. The succeeding 12-bit word contains the address or operand
(G code) depending on the instruction.
The CDC 160 computer communicates with external or peripheral equip-
ment by means of external function codes. A detailed description of these
external function codes is given in Appendix II.
The CDC 160 computer is very limited in its arithmetic computation
capability. Twelve bit addition and subtraction is accomplished in two or
three memory cycles, depending upon the address mode used. Multiplication
and division can only be accomplished by successive 12-bit addition or

subtraction, respectively, resulting in excessive programming and execu-
tion time requirements.
2.2 CONTROL DATA CORPORATION 168 ARITHMETIC UNIT.
The peripheral CDC 168 arithmetic unit provides the CDC 160 computer
with the capability of double precision addition and subtraction plus
single or double precision multiplication and division of data. The CDC
168 is addressed by the CDC 160 with external function codes (See Appendix
II) which select the unit and specify which operation is to be performed.
The computer then transmits the proper number of words in the correct
format to make up the arguments for the operation selected. The CDC 168
proceeds to compute the result and awaits the computer request for results.
In the programs which follow, the CDC 168 is used in the single pre-
cision multiply and divide modes. Single precision (short) multiplication
uses an 11 -bit multiplier and an 11 -bit multiplicand, providing a 22-bit
product. Single precision (short) division requires a 22-bit dividend and
a 11 -bit divisor yielding a 11 -bit quotient. This operation requires from
145 to 180 microseconds while the short multiply operation requires 120
microseconds. The 22-bit arguments are formed from two 12-bit CDC 160
words using the least significant 11 -bits of the two words while the most
significant bit in each word is considered as a sign bit. Appendix I gives
several examples of the short multiply and divide operations. Double pre-
cision multiplication (22 bits x 22 bits) and division (44 bits -5- 22 bits)
are available at the expense of doubling the time per operation.
2. 3 ANALOG- TO- DIGITAL AND DIGITAL- TO-ANALOG CONVERSION
EQUIPMENT.
A 12-bit, multi-channel analog-to-digital and digital-to-analog con-
version package was used to convert analog voltages to digital numbers and

to convert digital numbers into analog voltages. Analog voltages to be
converted to digital numbers must lie in the zero to minus ten volt range.
Similarly, digital numbers converted to analog voltages result in voltages
between the same limits. This restriction of voltages to and from the D/A
conversion equipment will usually require the application of bias voltages
to the actual analog system quantities.
For analog computer simulation studies, the necessary biasing is ac-
complished by the application of a five volt bias to the actual system
voltages in an operational amplifier used as a summer. The inherent sign
inversion will result in the proper input to the ADC. For example, if X
»
represents the analog quantity to be converted to a digital number, then
the actual input to the. ADC is -(X +5) which will lie in the conversion
range if |X| £ 5 volts, table 2-1 is a analog voltage-digital number
conversion table for the ADC-DAC package. It should be noted that positive,
unbiased voltages result in positive digital numbers (bit 11 is "0") . The
















Table 2-1. Analog Voltage -Digital Number Conversion Table.
Approximately 100 microseconds is required for each analog-to-digital
number conversion and approximately 20 microseconds is required for digital-

to -analog conversion.
Accessory equipment included with the DAC-ADC package includes a
common five-volt bias source, a "input disable" jack and a relay which is
controllable by means of an external function code from the CDC 160 computer.
The relay operation is explained in Appendix II. The common bias source pro-
vides a common bias to all ADC inputs and DAC outputs thus eliminating in-
dividual bias adjustment problems and errors.
The. "inputiidiiiaabte'" jack is connected by means of an AND-gate to the
"input ready" line of the CDC 160 computer input capable and provides a
means of delaying the CDC 160 computer by an external timing device. To in-
put a digital word from the ADC, the CDC 160 computer sends an "input request"
to the ADC at which time the ADC converts the analog voltage to a digital
number on the selected A/D channel. Upon completion of the conversion pro-
cess, the ADC sends an "input ready" signal to the computer after which the
computer will input the digital words. If, however, the "input ready" is
held at ground level by means of an external device, the "input ready"
signal to the computer is delayed until the external device drops the "in-
put disable" to -13 volts. Thus, external sample timing control may be
accomplished via the "input disable" jack. Note, however, that when the
"input ready" line is released by the external clock, a stale analog sample
value will be transmitted to the digital computer and should be discarded.
2.4 PACE TR-20 ANALOG COMPUTER.
The Pace TR-20 analog computer is a solid state analog computer employ-
ing twenty operational amplifiers. Saturation levels on these amplifiers are
(+) ten volts. Standard analog computational techniques are applicable to
this computer. External connection to the "operation-reset" relays is pro-
vided which permits remote control of the computer from the CDC 160 digital




GENERAL HYBRID CONTROL SYSTEM CONSIDERATIONS
3-0. GENERAL LIMITATIONS IMPOSED BY HYBRIDIZATION.
If a digital computer is to be used in the control of an analog system,
then the following factors may, in general, affect the system response:
A. The inherent time delay required to convert a sequence of
analog quantities to digital numbers.
B. The inherent time delay imposed by the serial nature of compu-
tation in a digital computer (as opposed to parallel computation in an ana-
log sense)
.
C. The manner in which computational constants are entered into
the computer.
D. The method used to obtain sample timing control if the analog
inputs to the digital computer are to be sampled at regular intervals.
E. The inherent magnitude limitations imposed by the A/D con-
version process.
Each of these factors must be considered in the implementation of hybridiza-
tion, and are discussed more fully below.
3.1 A/D CONVERSION TIME DELAY.
The analog-to-digital conversion of an analog voltage cannot be done
instantaneously but requires a finite time dependent upon the type of con-
version process used and the specific equipment package. As explained in
Chapter 2, the successive approximation type converter used for this project
requires about 100 microseconds for the conversion process. In many appli-
cations, a simultaneous sampling of several analog quantities is desired;
however, due to this finite conversion time, simultaneous sampling cannot
be achieved by the A/D converter. The seriousness of this problem is deter-




As will be explained in Chapter 4, four channels of A/D input were
sampled in succession for a particular simulation problem with negligible
effect noticeable due to non- simultaneous sampling. However, if a large
number of inputs are desired, time delay effects may become significant.
In this case, an external sample-and-hold device will undoubtedly be neces-
sary to sample all inputs simultaneously and hold the individual samples
until the ADC completes conversion on all channels.
3.2 COMPUTATION TIME DELAY.
A digital computer must necessarily perform arithmetic operations in a
step-by- step or serial manner. When used for hybrid control purposes, the
usual application involves a series of arithmetic operations on sampled in-
put quantities and the "outputting" of the result. Due to the serial nature
of computation, a finite time exists between input of samples and output of
result. This time delay is a function of the cycle time of the specific
computer and the complexity of computation.
Efficient computer programming is obviously required to minimize these
effects and in some applications a prediction scheme may be called for if
extreme accuracy is desired.
3.3 ENTRY OF CONSTANTS INTO THE COMPUTER.
Regardless of the type of computation required in a hybrid control
computer, certain constants must be entered into the digital computer. If
the computer has a floating point capability, constant entry does not pose
a serious problem. However, for a fixed point machine (such as the CDC 160)
s
the format in which these constants are entered into the computer may have a
pronounced effect on the amount of programming required.

Appendix I explores this problem in detail for the CDC 160 computer
which requires access to an external arithmetic unit for multiply and divide
operations. To minimize the computation time delay (Paragraph 3.2) and to
provide ease of programming, the method of constant entry used herein is to
convert all constants to the number system of the analog-digital converter
(Table 2-1). All arithmetic computations are then done in this "psuedo-
number" system. See Example 4, Appendix I. Specifically, the method used
herein is: *
A. Enter constants into selected storage cells of the 160 com-
puter using normal decimal to octal conversion procedures to obtain the
octal representation of a decimal number. The format of entry is (xtX*l; »
8
i.e., the radix point is implied after the most significant octal digit.
The number (2.5). « would be entered as (2400) Q .1U o
B. Conversion of the constants from normal octal notation to the
"psuedo-number" system of the ADC (Table 2-1). This is done by means of a
subroutine (See Appendix III, Subroutine KMOD) , and is accomplished by multi-
plying the constant to be converted by (0631) Q which corresponds to unityo
in the psuedo-number system. For example, the number (2.5) 1f. = (2400) _ is
converted to (1776) Q .o
C. All further arithmetic operations are done in this new number
system.
As shown in Example 4, Appendix I, every multiplication must be followed by
division by unity. This seems somewhat cumbersome, but allows the use of a
wide range of constants and a minimum of programming to obtain a single 12-
bit number from the 168 arithmetic unit.
The above method of constant entry is tailored specifically for the CDC
160 computer. The method of attack on this problem may be quite different
for a different digital computer. Figure 3-1 is a flow chart for a general
10

program which computes an output quantity which is a linear combination
of two sample values. It should be noted that constant conversion is re-
quired only once and may be done outside of the sample loop.
3.4 SAMPLE TIMING CONTROL.
The digital computer will normally be required to sample the inputs at
regular intervals. A method must be established to obtain this sample inter-
val and can be done either internally or externally. Internal timing can
be programmed into the computer using the known memory cycle time of the
computer and having the computer perform some fixed time operation repeated-
ly until the desired time deLay is accomplished. The "time delay loop" is
entered after the desired computations are completed in each sample eyelet. I
(See Figure 3-1). This method suffers from two disadvantages. First, it is
a rather inefficient method of use of a digital computer and secondly, the
actual time delay is dependent upon variations in computation time of arith-
metic operations performed on the sample inputs, i.e., if the amount of com-
putation varies from cycle to cycle, then the actual time interval between
successive samples will also vary.
Alternatively, an external timing device can be used to either "hang
up" the computer (such as the "input disable" explained in Chapter 2) or
allow time-sharing of the computer with other tasks. External timing will
provide the most accurate timing reference since the sample timing is then
independent of the computation program execution time.
Internal timing control was used for the simulation scheme used in
Chapter 4, however, provisions were included in the program for external
timing control, if desired.
3.5 MAGNITUDE LIMITATIONS IMPOSED BY THE ADC.
Associated with each ADC is a magnitude limitation imposed on the analog
11

quantities which must undergo conversion. This is a physical equipment
limitation and will depend upon the specific ADC-DAC conversion package.
This limitation not only limits the magnitude of the analog quantities to
be converted, but also limits the arithmetic computation range in the digital
computer if all arithmetic operations are carried out in the analog-digital
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SIMULATION OF AN OPTIMAL DISCRETE-TIME CONTROL SYSTEM
4.0 GENERAL
The presence of an analog-digital interface in a control scheme may
have a pronounced effect on the dynamic response of the system under cer-
tain conditions. These effects are due primarily to the A/D-D/A conver-
sion process and must be taken into account if successful control is to be
accomplished over widely varying conditions. This chapter will describe
the simulation of a specific system in order to illustrate the possible
limitations imposed by hybridization. The system to be simulated is govern-







The CDC 160 computer will be used to compute the forcing function, U, based
on the sampled values of the state variables X and X . The simulation
will be accomplished in terms of both the regulator problem and the non-
autonomous problem.
4.1 THE REGULATOR PROBLEM.
Bertram [1] has shown that for a sampling interval of one second, a
time-optimal forcing function, U, for the above system is





where X (k) represents the value of the state variable X. at the kth sampl-
ing instant and U(k) represents the control value to be applied to the sys-
tem between the kth and k+lst sample. This control law will force all of
14

the state variables to zero in minimum time. The system is shown in block
diagram form in Figure 4-1.
The continuous plant will be simulated on the PACE TR-20 analog computer.
The CDC 160 digital computer will be used to sample the state variables X.
and X_ at one second intervals via the ADC and compute the forcing function
U(k) which then will be transmitted to the continuous plant via the DAC.
The DAC acts as a zero-order hold for the continuous plant. A block dia-
gram of the hybrid system simulation is shown in Figure 4-2.
4.1.1 LIMITATIONS IMPOSED BY HYBRIDIZATION.
Simulation of the analog portion of the system is done in a conventional
manner, the only restriction being that the maximum analog values of the
state variables lie within (+) five volts (prior to biasing) so as to remain
within the voltage limitations imposed by the ADC. This limitation, at
most, will impose a conventional analog computer magnitude scaling require-
ment. The bias voltages must be applied to ensure that the analog state
variable voltages lie within the zero to minus ten volt range for A/D-D/A
conversion.
The CDC 160 computer program appears to be relatively simple and straight-
forward following the flow chart shown in Figure 3-1. However, if a wide
range of initial conditions and state variable values is to be considered,
then additional limitations impose themselves on the programming of the
computer. Consider, for example, the formation of the product
(-1.5)
10
x (4) 1Q = (-6) 10


















Figure 4-2 Block diagram of Simulation Scheme
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desired product is greater than five while the "pseudo -number system 1 '
associated with the analog-digital interface is consistent only for numbers
of magnitude less than five. The desired product (-6) has "overflowed" the
number system and erroneous results occur. In general, for the product
a.X. , overflow occurs unless
i i
A similar type of overflow occurs when a sum of a series of numbers exceeds
the overflow limit, i.e.,
KXl +a2X2 •••+Vtnl - 5 <4 -*>
This overflow problem can be attacked in one of two ways. First, a
suitable scale factor may be applied to the analog values such that the
maximum scaled values of the state variables will not cause overflow.
This method is simple but can lead to inaccuracies as the state variables
tend toward zero where the analog-digital conversion errors and digital
truncation effects become significant with respect to the magnitude of the
scaled state variable values.
Secondly, normal scaling may be used, but each product and sum can be
tested for overflow as it is formed, and if overflow is detected, then the
computer can be programmed to substitute the maximum permissible value (+5)
for the intended product or sum. Quite obviously, if an optimal control
scheme is being used, the trajectory will no longer be optimal if overflow
occurs, but the steady state accuracy will not be affected once the state
variables are finally driven to zero. This second approach will be develop-
ed herein since this method must be incorporated into the CDC 160 computer
program.
The effects of this overflow problem on the specific system being simulat-
ed may best be illustrated on the X. vs X
?
phase plane. The area of concern
18
•
on this phase plane is the area bounded by the maximum digital-analog




"5 and I X_ I 5. Overflow boundries for each of the products may be





1 5/1*5 = 3.33













The six straight lines defined by the equality relationships of Equations
4.5, 4.6 and 4.7 reduce the original digital -analog conversion area of the
X. vs X_ phase plane as shown in Figure 4-3. In this figure, Region I
represents the product overflow area; Region II the summation overflow
area; and Region III represents the area where both product and summation
overflow occurs. Any initial condition or state variable sample value which
lies in any of these regions will cause an overflow condition with result-
ant errors in computation. It should be noted that these overflow bound-
ries are determined directly from the values of the state variable feedback
coefficients, a.. If these coefficients are changed, the overflow bound-
ries also change according to Equations 4.3 and 4.4.
The dynamic behavior of the system described by Equation 4.1 can be ex-




































For a time-optimal trajectory, the control input must satisfy Equation 4.2.
Combining Equations 4.2 and 4.8, the difference equation can be reduced to
X.(k+1) = X(k) (4.9)
1
-\
It is important to note that Equation 4.9 is valid only if X(k) lies within
the overflow boundries shown in Figure 4-3. If the state point lies out-
side of the non-overflow region, U(k) will not take on the proper value for
optimal control, hence Equation 4.9 no longer holds.
Keeping the above limitations on Equation 4.9 in mind, not only must
the state point lie within the overflow boundries for the kth sampling
instant but also at the k+lst sampling instant. In other words, the kth
control input must not drive the state point into the overflow region.






























(k) + 6.66 (4.11)
The two limiting straight lines expressed in Equation 4.10 lie entirely
outside the digital -analog conversion boundry and impose no restrictions;
however, the two lines defined by Equation 4.11 further reduce the non-
overflow area of the phase plane as shown in Figure 4-4. This figure shows
the optimal control boundries of the phase plane; if the initial state




FIGURE 4-4 PHASE PLANE TIME-OPTIMAL CONTROL REGION

It should be emphasized that the state point may be driven to the
origin from any point within the digital-analog conversion boundry provided
that the CDC 160 computer program is written to correct for overflow; how-
ever, the trajectory will be time-optimal only if the initial state point
lies within the boundries shown in Figure 4-4.
4.1.2 PROGRAMMING TO DETECT/CORRECT FOR OVERFLOW.
The CDC 160 computer can be programmed to detect and correct overflow
conditions. The method of detection of an overflow condition is dependent
upon the operation (addition or multiplication) causing the overflow. Re-
ferring to Figure 4-5 (a schematic representation of the digital-analog
psudeo-number system) , it is seen that the summation overflow path is con-
tinuous across the overflow boundry and a change of sign always occurs for
a summation overflow. Note also that overflow as a result of the addition
of two numbers only occurs if both of the numbers agree in sign. Thus sum-
mation overflow detection can be programmed in the following manner.
1. Compare the signs of the two arguments.
2. If the arguments differ in sign, overflow cannot occur.
3. If the arguments agree is sign, overflow is possible. In this
case, if the sign of the resultant sum agrees-wifch' the sign of fche
arguments, overflow has not occurred. If the sign of the sum
differs, overflow has occurred.
The product overflow path, on the other hand, cannot cross the overflow
boundary as can be seen in Figure 4-5. The overflow product does not change
sign but undergoes a discontinuous jump in magnitude as overflow occurs.
Product overflow can only occur if both of the arguments are greater than
unity. Thus to detect overflow of the product a.X.
:
1. Determine if a. is less than unity. If so, overflow cannot

































2. If a. is greater than unity, compare the magnitudes of
a.X and X . If the magnitude of the product is less than the
magnitude of X itself, overflow has occurred; otherwise not.
Overflow correction in both cases consists of substituting the maximum
possible value (+ 5) for the overflow quantity consistent with the signs of
the arguments causing overflow.
To detect and correct for overflow in the system being simulated, a
product overflow test must be performed on the product (-1.5X.) and a sum-
mation overflow test performed on the sum (-X.) + (-1.5X«). If the program
is written to allow variation of the feedback coefficients, then the pro-
duct a.X.. must also be tested to allow values of a. greater than unity.
4.2.0 THE NON -AUTONOMOUS PROBLEM.
Suppose it is desired to force the system described by Equation 4.1
to follow an external signal of the form
R(t) = rQ + rt (4.12)
If one associates X. (t) with system position and X_(t) with system velocity,
then R(t) can be considered as "target" position and r as "target velocity.
Bertram's time-optimal solution of the regulator problem (Equation 4.2) is
designed to drive the state variables of the original system to zero in
minimum time. This same optimal solution can be applied to the non-auto-
onomous case if one defines a position error and a velocity error and con-
siders these errors as the state variables of a new system. With the inputs
thus "imbedded", the time-optimal solution will drive these errors to zero
in minimum time.
Define:
position error - Y (t) = X (t) -R(t)




(t) - r (4.13)
25

Applying Bertram's time-optimal forcing function, U, to this new system:
U(k) = -Y^k) - 1.5Y
2
(k)
which by substitution of Equations 4.12 and 4.13 becomes
U(k) - -[X^k) - r
o
- ft(k)] - 1.5[X
2
(k) - f] (4.14)
The simulation of this system can be accomplished in the same manner as
the regulator problem adding the requirement that the CDC 160 computer
take into account target position and velocity in addition to system
position and velocity. The' simulation scheme chosen is shown in Figure
4-6. The value r is set into the CDC 160 computer manually due to the
four-channel limitation on the ADC. Note that in an actual system, it is
possible for the signal R(t) to be transmitted to the digital computer



























4.2.1 LIMITATIONS IMPOSED BY HYBRIDIZATION.
As with the regulator problem, the most severe limitations imposed
on the non-autonomous system are due to overflow phenomena which impose
maximum limits on the signal R if optimum control is to be realized. In
the computation of Equation 4.14, the 160 computer must perform four addi-
tions and two multiplications. At first glance, it appears that a total
of six overflow tests must be performed; one for each operation involved
in the computation of U(k) . Closer examination will show that the actual
number of overflow tests required is the same as for the regulator problem.



















a. -1 for optimal control
a- = -1.5 for optimal control.
The 160 computer must form S
1
in two steps. If the first step is the
addition of (-r ) to X. (k) , then this sum may possibly overflow. If over-
flow does occur, reference to Figure 4-5 will show that summation overflow
is continuous across the overflow boundry. Further addition of the quantity
(-ft(k)), if of appropriate sign and magnitude, may thus be able to bring
the entire sum S
1
out of the overflow condition. If it cannot, then S_
itself overflows. The same result obtains if the order of addition is
reversed. Therefore an overflow test need not be performed on the inter-
mediate sum in the computation of S
1
and only one overflow test is required
on the entire composite sum.
28
...
Noting that for a one second sampling interval, t(k) k, then Equa-




X(k) + [r + f {k + 1.5} ] (4.16)














k = 2 3
(4.17)
(4.18)





(k)| = (X^k) - rQ - irk J < 5 (4.19)
Evaluating this inequality for various values of k by the substitution
of Equations 4.17 and 4.18 (still under the assumption that X_(0) 0), one
obtains:
(1) |rQ | 1 5 for k = (4.20)




(k)| = for k > 2.
Equations 4.20 and 4.21 define the overflow boundries of S. as a function
of r and r. S„ can only overflow for k = or k = 1. (Note that these
o 1
same limitations on r and r also hold for the quantity* a.S^k) if a
-1).
Similar overflow analysis can be performed on the quantities S_(k),
a_S_(k) and U(k). Table 4-1 lists the results of this overflow analysis.
If the straight lines defined by the equality relationships of each of the
input limitations of Table 4-1 are plotted on the r vs r plane, the over-
flow boundries for the system are defined. The most severe limitations are
29
-
determined by the quantities a S^ and U(k), and thus determine the range
of inputs allowable for optimal control. These limiting boundries are
shown by the solid lines of Figure 4-7. It should be noted that Table
4-1 and Figure 4-7 are valid only trader the assumption that X/0) = 0.
For this special case, the optimal control region under non-zero input
conditions is equivalent to the optimal control region on the X vs X_













5 r > - 20 - 2r
o





(k) |r| < 5
,
r > - 10 - 2r
o







(k) |f| < 3.33 r < 6.67 - 2r
o
f > - 6.67 - 2r
o
None
U(k) f 1 3.33 -




r < 10 - 2r
o
r > - 10 - 2r
o
None
Table 4-1. Input Limitations for jC(0) = 0.
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A further limitation on problem running time is imposed due to the
fact that X- will eventually exceed the five volt A/D conversion limit as it
follows target position. This limitation can be expressed as:
|f| < 5 - rQ , X(0) = 0, k = 1, 2, 3,... (4.22)
k
-
The limiting case of this relation for various values of k is shown by the
dotted lines of Figure 4-7. If a problem running time of ten seconds
(k = 10) is desired, for example, then|f | _ % - r /10. In a practical
situation, A/D conversion equipment must be chosen so as to provide a
conversion limit which exceeds the maximum expected value to be converted,
or alternatively, successive scale factors must be applied to the quantity
X. as the conversion limit is approached. This limitation cannot be remov-
ed by appropriate programming of the digital computer.
As a result of the above overflow analysis, and if one programs the
digital computer to permit variation of the feedback coefficients a. and
a« (and thereby varying the overflow boundries),the following quantities
must be tested and corrected for overflow:
(1) The product a^ (k) = a [X (k) - r - rt(k;].















If r and r are zero, then the above equations reduce to the overflow
quantities considered in the regulator problem discussed in Section 4.1. •
Thus one computer program will permit control of the system under both zero
and non-zero input conditions. Program DIGIT (Appendix IV) is a digital
computer program written for the CDC 160 computer which performs the above
overflow tests and corrects the overflow condition based on the simulation




(lj U(0) overflow boundry .
(2J -1.5S_(0) overflow boundry.
C 3) -l.f>S 7 (1) overflow boudry.
- - - X- overflow at time indicated.




The system described by Equation 4.1 was simulated on the CDC 160
digital computer and the PACE TR-20 analog computer using the simulation
scheme shown in Figure 4-6. Figures 4-8 thru 4-13 are actual x-y recorder
plots of the system response for various initial conditions and input
signals. Figure 4-10 shows system response under overflow conditions. It
is seen that two samples are required to drive the state point into the
optimal control region after which optimal control is exercised. For all
plots, the program DIGIT internal timing loop was used. The finite response































Simulation Results for Initial Position Error






































Figure 4-12. Simulation Results for Ramp Input
39

x 2(t) X(0) »














One of the first problems encountered in the use of a short word
length digital computer for hybrid control purposes is the problem of
entry of computational constants into the computer in a format compatible
with the A/D conversion process. Two choices present themselves at this
point; namely, (1) to perform all arithmetic operations in the A/D psuedo-
number system or (2) to perform all arithmetic operations in the standard
binary number system normally used by the computer. In the first case,
the computational constants must be converted to the A/D number system and
in the second case, the digital sample values must be converted to normal
binary notation. The first choice was chosen for this project resulting in
subroutine KMOD which can be used for a large class of hybrid control pro-
grams wherein constants must be entered into the computer manually and must
be capable of being changed by the program user.
The above choice of number system results in the phenomena of number
system "overflow" within the computer during the computation of the control
law. As demonstrated in Chapter 4, each term of the control law is capable
of overflow under certain conditions. The two types of overflow (product
or summation) are characterized by certain properties which allow detection
of an overflow condition by the digital computer, and if overflow is de-
tected, the computer can be programmed to partially correct for this over-
flow condition. This overflow detection/correction programming can greatly
increase the range of initial conditions or system inputs even though optimal
control is not realized under overflow conditions.
Program DIGIT, written for the specific system simulated in Chapter 4,
is sufficiently general so that it may be used with any second-order analog
41
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simulation where the control law to be computed by the digital computer
consists of a linear combination of the state variable values. A wide
range of feedback coefficients and variable sample timing can be accommo-
dated by this program.
Further investigation is needed on the second method of arithmetic
computation, i.e., the conversion of the A/D digital samples to normal
binary notation. It is believed that this method is most easily imple-
mented on a long word length computer possessing the capability of float-
ing point arithmetic. The programming difficulties presented by this
conversion process appear to be excessive for a short word length, fixed
point arithmetic machine such as the CDC 160 computer, and since this
conversion must be included in the sample loop of the program, excessive
computation time between the input of samples and the output of the con-
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OPERATION OF THE CDC 168 ARITHMETIC UNIT
1-1. MULTIPLICATION AND DIVISION OPERATIONS.
The CDC 168 arithmetic unit is used in conjunction with the CDC 160
computer for single precision (short) multiplication and division in the
program developed herein. A detailed discussion of these two modes of
operation is given below.
A. Single Precision (Short) Multiply. To initiate the short
multiply operation, the 160 computer selects the arithmetic unit and trans-
mits a 12-bit multiplicand and a 12-bit multiplier to the arithmetic unit.
The steps by which the arithmetic unit computes the product are shown in
Figure 1-1. Upon completion of the short multiply operation, the product
is located in two successive storage locations in the 160 computer; the
least significant half (LSH) in the first storage cell, the most signifi-
cant half (MSH) in the second cell.
B. Single Precision (Short) Divide. To initiate the short
divide operation, the CDC 160 computer selects the arithmetic unit and
transmits two 12-bit words which form the dividend followed by a 12-bit
divisor. The two 12-bit words forming the dividend must agree in sign.
Figure 1-2 shows the step by step operation of the arithmetic unit in the
short divide mode. It is to be noted that the 160 computer transmits the
least significant half of the two word dividend first, and inputs the 12-
bit quotient followed by the 12 -bit remainder.
1-2. SHORT MULTIPLICATION AND DIVISION EXAMPLES.
As noted above, the short multiply operation yields a two word pro-
duct in the 160 computer. Successive operations in the 160 computer, and
































































160. See note 2
T
To CDC 160
NOTE 1. The least significant
half (LSH) of the final product
is formed from the least sign-
ificant 11 bits of the 22-bit
product and a sign bit. The
sign bit is inserted as the
most significant bit, thus
forming a 12 -bit LSH. The
most significant 11 bits of
the 22-bit product are
similarly treated to form the
MSH of the final product.
NOTE 2. Output is initiated
by the 160 computer.



























































NOTE 1: LSH = least signi-
ficant half, MSH = most
significant half.
NOTE 2: Output execution
is initiated by the 160
computer
Figure 1-2. CDC 168 Arithmetic Unit Short Divide Flow Chart,
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12-bit, single word product must be retrieved from the two word answer
received from the 168 arithmetic unit. The manner in which this reduc-
tion in word length is accomplished is determined by the manner in which
the arguments of the multiply operation are represented in the 160 computer.
Assume that one of the arguments (either multiplier or multiplicand) will
result from the analog-to-digital conversion of a voltage, and hence will
be of the format shown in Table 2-1. Assume also, that the second argument
will be a constant entered into the computer by the user. Then a choice
exists as to the manner in which this constant is represented in the 160
computer. Let
h = 0, 1, 2, . .., 7, 8 or 9
and
m = 0, 1,2, ..., 6 or 7,
If the symbol K represents the constant to be entered, then K can be
entered in one of the following ways:
1. As an integer, i.e.,
K (nn...)._ = (mmmm)jj
2. As a fraction, i.e.,
K = (0.nnn) in = (.mmmm)-






K « (nn.nnn).- = (mm.mm)-
The radix point is not physically present in the computer word, but is
included above for clarity.
A. Example 1. Consider the product, (K) x (Y) , where K = (-2), Q
and Y = (+2)._ = (1462) Q after analog-to-digital conversion. Using method10 8
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(1) to enter K into the 160 computer, then (+2) ]Q = (0002) and to








Referring to Figure 1-1, the 168 arithmetic unit will form the product (K)
x (Y) as follows:
[(7775)
g
- sign bit] = (11 111 111 101>
2
(sign bit •= 1)
|(7775)
fi
- sign bit]= (00 000 000 010)
[(1462)
g
- sign bit] = (01 100 110 010)
2
(sign bit = 0)
(22-bit product) = (0 000 000 000 011 001 100 100)
(22-bit product) = (1 111 111 111 100 110 011 011)
Addition of the sign bits to form the LSH and MSH yields:
LSH of (K) x (Y) = (100 110 011 001). = (4633)_ (-4^
I o 10






Thus, if the constant K is entered as an integer, with the radix point
(implied) located to the right of the least significant octal digit, then
the desired 12-bit product is located in the LSH of the two word product
obtained from the arithmetic unit and no further operations are required to
retrieve the 12-bit product.
B. Example 2. Consider the product (K) x (Y) , where K = (0.25) 1Q
and Y = (+4) iri = (3144) _ after analog- to-digital conversion. Using method10 o
(2) above to enter K into the 160 computer:




The 168 arithmetic unit will form the product (2000) x (3144)
fi
as follows:




- sign bit = (11 001 100 100)
2
(sign bit = 0)
22-bit product = (0 110 011 001 000 000 000 000)
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Addition of the sign bits to form the LSH and the MSH yields:
LSH of (K) x (Y) = (000 000 000 000) 2 = (0000) 8 = (0) lQ
MSH of (K) x (Y) = (001 100 110 010). = (1462). = (+2) inL o 1
U
If the MSH is now right- shifted one binary bit, i. e.
,
MSH' of (K) x (Y) = (000 110 011 001) = (+1) 10 ,
then we have the desired 12-bit answer in the MSH of the two word product
received from the arithmetic unit. Further difficulties arise using this
method, however, due to the use of bit 1 1 as the sign bit in the 160 com-
puter word. For example, *if K = (+0. 5) , then the octal representation
of K is (4000) . Both the computer and the arithmetic unit interpret this
o
number as a negative number since bit 1 1 is a "1". Hence the usable posi-
tive fractions are restricted to be less than one-half.
C. Example 3. Consider the product (K) x (Y), where K = (2.5)
and Y = (2) = (1462) Using method (3) above to enter K into the 160
10 o.
computer,





The arithmetic unit will form the product (2400) x (1462) as follows:
o o
(2400) - sign bit = (10 100 000 000) (sign bit * 0)
o c.
(1462). - sign bit = (01 100 110 010) (sign bit = 0)
o c,
22-bit product = (0 011 111 111 101 000 000 000)
Addition of the sign bits forming the LSH and the MSH:
LSH of (K) x (Y) = (001 000 000 000L = (1000).
2 o
MSH of (K) x (Y) = (000 111 111 111) = (0777).
Z 8
At the completion of the multiply operation, the LSH is located in storttge








000 111 111 111 001 000 000 000
Cell n+1 Cell n
The desired answer (3775) Q can be "uncovered" by the removal of bit 11 ofo
the LSH (the sign bit added by the arithmetic unit) and a "long right inter-
cell" shift of one binary bit in the two cells:
000 111 111 111
** N* *V *"«-
001 000 000 000
000 011 111 111 101 000 000 000
3 7 7 5
(MSH) (LSH)
-a
However, the answer is split between two storage cells. A series of shift-
ing and masking operations must be performed on these two words to place
the desired answer in one 12-bit storage cell. This problem could be
greatly simplified by the incorporation of a long right shift capability
in the 168 arithmetic unit, however, at present, this shifting must be
done in the 160 computer.
D. Example 4. Consider the product (K) x (Y) , where both K and Y
are expressed in the number system shown in Table 2-1, i.e., in the analog-
digital conversion number system. Let K = Y (+2) in = (1462) Q . Then the1U o
arithmetic unit will form the product (K) x (Y) as follows:
LSH of (K) x (Y) - (010 111 000 100)
2
= (2704)g
MSH of (K) x (Y) - (000 101 000 110) = (0506)
g
The desired answer (3144)
ft
does not appear in either the LSH or the MSH.
However, if this two word product is divided by (0631) _ (which corresponds
o
to unity in Table 2-1), then the desired product will appear as the quotient.
Referring to Figure 1-2, let the dividend by (05062704) Q and the divisor be
o








- sign bit = (10 111 000 100) (sign bit - 0)
(0506)_ - sign bit = (00 101 000 110),, (sign bit = 0)
— o 2.
divisor— (0631) Q - sign bit - (00 110 Oil 001). (sign bit - 0)O i.
11-bit quotient = (11 001 100 100)
2
11
-bit remainder = (00 000 000 000)
_
Addition of sign bits to quotient and remainder yields:
quotient = (011 001 100 100) „ = (3144) _ = (+4). nL O 1U
remainder = (000 000 000 000) = (0000) = (0) 1Q
By means of as short multiply operation followed by a short divide opera-
tion, the product (2) in x (2) in has been accomplished with the desired
answer in a single 12-bit storage cell in the 160 computer. Note that this
computation can be expressed as:
(1462) x (1462) = (1462) x [(2) x (0631)]
(0631) (0631)
Thus if all arithmetic operations involving quantities which have
undergone A/D conversion are done in the "analog-to-digital psuedo-number
system" as shown in Table 2-1, then the CDC 160 programming procedures are
greatly simplified. Any constants entered into the computer by the user
must either be entered into the computer in the psuedo-number system for-
mat (Table 2-1), or must be converted to this format by appropriate pro-




EXTERNAL FUNCTION CODES FOR THE CDC 160 COMPUTER
II-l. EXTERNAL FUNCTION CODES.
The CDC 160 computer machine language code for selection of external
equipment is:







where the 12-bit operand, xxxx, is known as an external function code.
The external function command as shown above is used to select an external
device to perform some specific function depending upon the external func-
tion code used. A partial list of external function codes is given in
Table II-l.
Only one external device may be selected at any one time. Selection
of any device automatically disconnects any other selected device. If an
illegal selection is attempted the computer will be indefinitely delayed.
Appropriate input-output instructions, if required, must follow the external
function command.
External Function External Remarks
Device Desired Function
Code
168 arithmetic unit Short divide 3300
168 arithmetic unit Short multiply 3301
168 arithmetic unit Long divide 3302
168 arithmetic unit Long multiply 3303
ADC-DAC A/D conversion 140y See note 1.
ADC-DAC D/A conversion 24xy See notes 1,2.
Table II-l. CDC 160 External Function Codes.
NOTE 1. For the ADC-DAC external function codes, y is the channel number.
NOTE 2. The octal number x controls a relay in the ADC-DAC which is avail
able for control of external equipment. As used herein, this relay is
connected in series with the "OPERATE-RESET" switch of the Pace TR-20
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analog computer (as shown in Figure II-l) to permit the CDC 160 digital
computer to control the analog computer. If the digit, x, in the external
function code 24xy is "1", then the relay switches the analog computer to
the OPERATE mode; if x is "0", the analog computer is switched to the RESET
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Subroutine KMOD is designed to convert a series of octal numbers to
a format compatible with the CDC 160 computer, the CDC 168 arithmetic unit
and the D/A-A/D conversion equipment. Conversion is accomplished by multi-
plication of the number by (0631) o using the CDC 168 arithmetic unit. Aftero
conversion, the numbers are'of the same format as the output quantities of
the ADC. Further arithmetic operations involving these numbers and A/D
output quantities can then be accomplished with greatly simplified program-
ming procedures. An abbreviated conversion table is shown in Table III-l.
Comparison of Table III-l and Table 1 will show that KMOD acts as a "analog-
to-digital converter" for these numbers (designated herein as K 1 ). As
with analog voltages to be converted in the ADC, the numbers to be converted
by KMOD are restricted to the range |K'| < 5.
Ill- 2. USE OF SUBROUTINE KMOD.
A. Calling sequence. This subroutine may be called from the main
program with the following two lines of coding:
Machine Code Mnemonic Remarks
0101 SHA 01 (or PTA) Shift contents of P-register
to the A-register
7000 JPI 00 Indirect jump to address
located in cell 0000.
The subroutine generates and stores its own linkage address to the main
program.
B. Storage Requirements. KMOD requires 161 (octal) storage cells.
KMOD may be loaded at any location in the 160 memory.
C. Data Entry. The following data must be entered into the CDC 160












Load address of subroutine KMOD.
Number of constants (K') to be converted,
(24 maximum)
.
Storage address of first converted
constant, K. See note 1.
Sign of K' = iOOOO if K' is positive
(0001 if Kj is negative.









Note 1. If more than one K 1 is to be converted, then the converted
numbers (K. ) are stored in every other storage cell beginning with the
storage location entered in cell 0002. This permits greater ease in input-
output operations in the main program.
Note 2. The constants to be converted must be entered into the 160 com-
puter in the format (x.xxx)_. Example: If K' (1.4325)., this would be
o 8
entered into the 160 computer as (1433)
ft
.
Manually entered data is not destroyed during execution* of KMOD. Thus,
execution can be repeated without re-entry of data.
D. Low core cell usage. In addition to the low core cells used for
manual entry of data, cells 0064 thru 0077 are used during the execution of




Octal Number Octal Number

























Table III-l. Conversion Table for Subroutine KMOD.
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III -3. DETAILED DESCRIPTION OF KMOD.
If the arguments of the short multiply operation are of the format
given in the preceeding instructions, then, as shown in Example 3, Appen-
dix I, the desired 12-bit product is split between two successive storage
locations in the 160 computer. Let the two-word product as received from




where x = either binary digit (1 or 0)
t
y - 11th bit of the 22-bit product
w and z = sign bits inserted into the 22-bit product by the
arithmetic unit.
The following procedures are necessary to retrieve the desired 12-
bit product, K = (k..k k„k.) .
A. Removal of the sign bit in the LSH. Since w has been inserted in
the middle of the desired product, it must be removed. To do
this:
1. Set w equal to y.
2. Shift MSH one bit to the right (this requires an eleven
bit left shift in the computer).
Upon completion of step 2, the two words are:












Round-off correction. The radix point of the two-word product









then k, must be increased by one unit. However,
if k, = (7)
fi
then this round-off correction will propagate to
k~, requiring that k« be increased by one unit. If (nnn) is
less than (444) Q , no round-off correction is necessary. Thuso
the steps in the round-off correction are:
1. Determine if (nnn) Q is greater than (444) . If not,o o
skip the following steps.
2. If round-off correction is necessary, determine if k.
4
is equal to (7) . If so, add one to k^. If not, go to
8 >*
next step.
3. Add one to k.
.
4
Removal of extraneous bits. Digits m and n have now served their
purpose and can be discarded. To do this:
1. Mask off m and shift MSH left three bits.
2. Mask off (nnn) and shift LSH left three bits.










3. Add LSH to MSH to get desired number K = (k. k k. k.) .
1 i. J M- O
III-4. PROGRAM LISTING FOR SUBROUTINE KMOD.
The following pages give the OSAP program listing for subroutine KMOD.







































Form link address to main program.
Store link address.
Load the address of KMOD.
Form reoycle address for multiple K'a.
Store recycle address.
Load initial sign address.
Store initial sign address.
Load initial K' address.
Store initial K' address.
Load number of (K'J's to be converted.
Store to form index.
Load storage address for 1st converted K'
Store above address.
Load O65I.
Store as argument for short multiply.
The proceeding instructions perform
several book-keeping tasks prior to the
execution of the subroutine. All of
the manually entered data is relocated
so that upon execution of the following
instructions, this manually entered
data is not destroyed. The cell numbering
is given relative to the initial load
address.
20 2164 ldi sinadd
21 4075 std sign
22 2166 ldi kadd
25 6206 PJf h
24 2200 ldf
25 2000 2000
26 4065 std temip
27 2166 ldi kadd
50 5465 sbd temp
51 4075 k std outbuf
52 7500 exf
55 5501 5501
54 7506 out ki
55 0076 76
16 7205 inp kia
57 0100 100
40 6105 nzf g
41 6004 2jf g
42 0074 ki 74
45 0076 kia 76
44 4000 con 4000
Load sign of K' to be converted.
Store.
Load K' to be converted.
If bit 11 is 0, jump.
If bit 11 is 1, load the number 2000.
Temporarily store 2000.
Reload K'.
Subtract 2000 from K'. See *.
Store in output location.
Select a.u., short multiply.
Output 0651 and K 1 .
Input two word product, LSH in cell 76»
MSH in cell 77.
Unconditional jump around table.
Input-output table.
The sign of the K 1 under conversion has
been determined and stored. The two








* Note* If K 1 > ^777, then bit 11 « 1,
but the sign function has been taken away
from bit 11 since the sign of K' is entered
aa a separate word. Since the maximum
value of K' is 5000, then subtraction of
2000 will yield a positive number. A
later operation adds back this quantity.
45 2077 g ldd msh
46 0201 lpn 01
47 6111 nzf c
50 2504 ldb con
51 1076 lpd lsh
52 6014 K« d
55 2707 lcb con
54 1076 lpd lsh
55 4076 std lsh
56 6510 njf d
57 6007 J* d
60 2114 c ldb con
61 1076 lpd lsh
62 6106 nzf d
65 2517 ldb con
64 5076 add . lsh
65 4076 std lsh
Load MSH of two-word product.
Mask off bits 01 thru 11.
If bit 00 is 1, jump.
If bit 00 is 0, load number 4000.
Take logical product of LSH and 4000.
If bit 11 of LSH is 0, no action required,
If bit 11 of LSH is 1, load 5777.
Make bit 11 of LSH equal to 0.
Store modified LSH.
Unconditional jump.
If bit 00 of MSH is 1, load 4000.
Is bit 11 of LSH 1 or 0?
If 1, no action required, jump.
If 0, load 4000.
Make bit 11 of LSH 1 by adding 4000.
Store modified LSH.
This last sequence of instructions has
made the most significant bit (bit 11)
of the LSH agree with the least sign-
ificant bit (bit 00) of the MSH, thus
removing the sign bit inserted in the
two word product by the arithmetic unit.
66 2077 d ldd msh
61 0111 sha 11
70 0110 sha 10
71 0105 sha 05
72 4077 std msh
75 2200 ldf
74 0777 777
75 1076 lpd lsh
76 4065 std temp
77 2200 ldf
100 0400 400
101 5465 sbd temp
102 6216 PJ f f
105 2200 ldf
104 7000 7000
105 1076 lpd lsh




Left shift MSH 11 bits. This moves bit
00 to the 11th bit position for later
removal (since it is no longer needed).
Store modified MSH.
Load the number 0777.
Mask off upper three bits of LSH.
Store lower nine bits.
Load the number 0400.
Subtract lower nine bits of LSH.
If result positive, no round off required.
If negative, load number 7000.








111 3W sbd lsh
112 6102 nzf e
115 5*77 aod msh
114 2200 e ldf
115 1000 1000
116 5076 add lsh
117 4076 Bid lsh
SUBROUTINE KMOD (con't)
Remarks
Subtract LSH, to see if round-off correction
will propagate to MSH. If not, jump.
If so, add 1 to MSH.
Load number 1000.
Add 1000 to LSH for round-off correction.
Store modified LSH.
Since the least significant 9 bits of the
LSH are discarded in the condensation of
the two word product to a 12-bit word, a
test is made to determine if these bits will
force a round-off correction to be made.
If a round-off correction is to be made,
a further test is required to determine
if this correction will propagate to the
MSH. Corrections are then made to the LSH
and MSH if necessary.
120 2200 f ldf Load the constant 0777*
121 0777 777
122 1077 lpd msh Mask off upper 3 bits of MSH.
125 0110 sha 10 Shift MSH left three bits.
124 4077 std msh Store modified MSH.
125 2076 ldd lsh Load LSH.
126 0110 sha 10 Shift LSH left three bits.
127 4076 std lsh Store.
150 . 0407 ldn 07 Load the number 0007.
151 1076 lpd lsh Mask off upper nine bits of LSH.
152 5077 add msh Add MSH to LSH to form K.
155 4167 sti stoadd Store K.
154 ' 2166 ldi kadd Reload K' (unconverted).
155 6205 PJf i If positive, jump.
156 2200 ldf If negative, load the number 1462.
157 1462 1462
140 5167 adi stoadd Add "2" to converted K.
141 4167 sti stoadd Store.
142 2075 i ldd sign Load sign of K 1 ,
145 6005 zjf ind If positive, no action required.
144 2567 lei stoadd If negative, complement K.
145 4167 sti stoadd Store K.
The extraneous bits in the LSH and the
MSH are set to zero and the remaining bits
are shifted so that the LSH and the MSH
can be added to form the 12-bit converted
K. If 2000 was subtracted earlier, it is
added back to the K in the form 1462.








146 2070 . ind ldd index
147 0701 sbn 01
150 4070 std index
151 6010 ajf J
152 0402 ldn 02
155 5067 rad stoadd
154 0402 ldn 02
155 5064 rad sinadd
156 0402 ldn 02
157 5066 rad kadd
160 7071 JPi repadd
161 7072 J Jpi link
0064 sinadd equ 64
OO65 temp equ * 65
0066 kadd equ 66
0067 stoadd equ 61
0070 index <>qu 70
0071 repadd equ 71
0072 link equ 72
0075 sign equ 75
0074 one equ 74
0075 outbuf equ 75
1 0076 lsh equ 76
0077 msh equ 77
0000 end
Remarks
Load number of (K'J's to be converted.
Subtract 1.
Store,
If zero* return to main program.
If not zero, load 0002.
Advance storage address by 2.
Advance sign address.
Advance address of K 1 to be converted.
Repeat subroutine for next K'.
Return to main program.
Address of the sign of K 1 .
Temporary storage cell.
Address of K 1 .
Storage address of K.
Number of (K')'8 to be converted.
Address for subroutine repeat.
Link address to main program.
Sign of K' presently under conversion.
O65I.
Output location for K'.
LSH of two word product.





IV- 1. GENERAL DESCRIPTION.
Program DIGIT is a CDC 160 digital computer program written for the
control of the simulated hybrid system discussed in Chapter IV. A block










(k) - r] (IV-1)
where X. (k) , X„(k), rt(k) and r are digital representations (in the analog
digital psuedo-number system) of sampled analog quantities received from
the ADC and a., a_ and r are manually-entered quantities. The quantity
U(k) is transmitted to the DAC after computation is completed. All of the
quantities in Equation IV-1 are further defined in Chapter IV.
DIGIT uses subroutine KMOD to convert the quantities a. , a_ and r
from the normal octal representation of a decimal number to a form consis-
tent with the analog-digital psuedo-number system generated by the A/D-D/A
conversion process. All arithmetic operations are then carried out in this
number system using the CDC 168 arithmetic unit for multiplication and
division.
For brevity, the following terminology is used in this discussion:




(2) SUM2 = X
2
(k) -r.
(3) P - PRODI = +8^81^1).
(4) P
2
= PR0D2 = +a
2
(SUM2).





The following features are included in DIGIT:
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(1) Overflow tests are performed on P
t p and SUM3 and if over-
flow occurs, automatic overflow correction or problem termina-
tion is effected at the option of the user. Problem termina-
tion includes the •'resetting" of the analog computer and a
visual indication of the quantity which overflowed.
(2) A variable length time-delay loop is included permitting
internal control of the sampling rate. This loop may be by-
passed entirely if external timing control is desired.
(3) The operate-reset modes of the PACE TR-20 analog computer may
-a
be controlled remotely by DIGIT.
The various control options and data for subroutine KMOD are entered
manually in low core cells. Execution of the program does not destroy this
manually entered data, hence the program may be re-run without re-entry of
data.
DIGIT is written in a general format so that it may be used with any
analog computer simulation of a second-order system where the control law
consists of a linear combination of the states of the system. Any of the
quantities in Equation IV-1 may be set to zero either by setting the parti-
cular A/D channel at minus five volts for the sampled quantities or enter-
ing a zero for the manually entered quantities.
IV-2 USE OF PROGRAM DIGIT.
A. LOAD program DIGIT and subroutine KMOD where desired in the CDC
160 computer memory. DIGIT requires 327 (octal) storage cells; KMOD re-
quires 161 (octal) cells. In addition, low core cells 0000 thru 0013 and
0040 thru 0077 are used by DIGIT.
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Load address of KM0D.
0003 (number of conversions for KMOD)
.
0040 (memory address of r after conver-
sion iby) KMOD) . °
sign of r =r0000 if r is positive.
(OOOI if r is negative.
|r | in x.xxx format (|r | £5).
Sign of a. =(0000 if a is positive.
(000 1 if a is negative.
la. | in x.xxx format ( |a.| < 5).
Sign of a„ =(0000 if a„ is positive.
(0001 if a„ is negative.
|a_ I in x.xxx format (|a_| <^ 5).
/0000 if time delay loop is to be bypassed.
[OOOI if time loop is to be used.
0012 Coarse delay factor. See discussion below.
0013 Fine delay factor. See discussion below.
C. External Equipment. DIGIT requires CDC 160 access to the following
external equipment:
(1) CDC 168 arithmetic unit.
(2) A/D-D/A conversion equipment with
(a) X available on channel #1, A/D.
(b) X„ available on channel #2, A/D.
(c) ft(k) available on channel #3, A/D.
(d) r available on channel #4, A/D.
(e) channel #1, D/A available for CDC 160 output.
(f) all input/output quantities appropriately biased so as




(3) Remote control connections of the operate-reset switch of
the PACE TR-20 analog computer (optional)
.
D. RUN DIGIT from the initial load address.
IV-3 OVERFLOW PROVISIONS.
Product overflow detection is done by comparison of the product magni-
tude I a. x SUM. I and the variable magnitude I SUM. I
,
provided that a
is greater than unity. If the product magnitude is less than the variable
magnitude, overflow has occurred. No test is made if a. is less than unity
since overflow is not then possible. If overflow is detected, the computer
will either error halt (providing a visual indication as to which product
overflowed) or will substitute the maximum possible value (4000 or 3777)
for the intended product depending upon the signs of a. and SUM.. If the
error halt option is used, the analog computer is reset to the initial
conditions.
Summation overflow detection is accomplished by detection of the sign
change of SUM3 as overflow occurs, provided that both arguments of the sum
agree in sign. If the arguments are of opposite sign, no overflow is possi-
ble. The same provisions concerning error halt or overflow correction are
provided as for product overflow.
If the error halt option is selected, an indication of the quantity
causing the overflow is displayed in the A-register of the 160 computer.
The error halt may be bypassed by manual entry of the appropriate error by-
pass code into the A-register (after clearing of the registers) and re-run-
ning of the program. This will provide automatic overflow correction. The






























Table IV-1. Overflow Error Halt and Bypass Table.
IV-4. INTERNAL TIMING CONTROL.
The variable-length time delay loop in program DIGIT is shown in
flow chart form in Figure IV-1. Delay is effected by loading the fine delay
factor into the arithmetic register of the CDC 160 computer and counting
this number down to zero by successive subtraction of the number one. This
count-down procedure is repeated as many times as is indicated by the coarse
delay factor. A total of 52.4 milliseconds is required to count down the
number 7777 to zero. A suggested method for accomplishing a time delay of
T milliseconds is:
(a) Set the fine delay factor to 7777.
(b) Set the coarse delay factor to the first octal digit exceed-
ing T/52.4. (T in milliseconds). This should yield a time
delay slightly over T milliseconds in length. Using an ex-
ternal time -measuring device (oscilloscope or Brush recorder),




Example: To achieve a one second sample interval for program DIGIT, the
coarse delay factor was set to 23 and the fine delay factor was adjusted
o
to 7600Q .o
IV- 5 EXTERNAL TIMING CONTROL.
Insertion of zero in cell 0011 will bypass the internal timing loop of
program DIGIT. External timing control may be accomplished by the connec-
tion of an external clock to the "input disable" jack of the ADC. This jack
is connected via an AND-gate to the "input ready" line of the 160 computer
input cable. The 160 computer will delay execution of the input instruc-
tion until the "input ready line drops to -13 volts. Thus, if the "input
disable" is held at ground level by the external clock but periodically
dropped to -13 volts at the sampling frequency, sample delay is accomplished.
Since input control is accomplished on the "input ready" line vice the "input
request" line, the first sample that is inputted to the 160 must be dis-
carded since this sample is stale. Also, the "input disable" must be held































Figure IV-1. Program DIGIT Variable-Length Time Delay Loop
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IV- 6. DIGIT Flow Chart and Program Listing.
Figure IV-2 is a flow chart presentation of Program DIGIT. Pages
72 thru 77 contain a program listing of DIGIT as compiled using the
OSAP compiler for the CDC 160 digital computer. Both machine language and
mnemonic listings are presented.
It should be noted that all arithmetic operations within the sample
loop are carried out using the analog-digital psuedo-number system as
explained in Chapter 3. This method requires a division by (0631) Q aftero


















































< Is \ <0?">J^-^(TS^ "^0? )
\/ Yes















< Is 1P |>|SJ?> Yes
Overflow error \ ye s




< Is a^ < 0? >
No
>( is S ?<0? >
\|/Yes














,Pt & P 2 agree?
V Yes
No >











< IS Pi> ° ? >
w Yes
No














SUMl = S - X
SUM2 = S* = XZ
SUM3 = P^ + ?
ramp = rdot x t





Cell Mach Symbolic Remarks
Code •
0100 Wvf std errflg Store error stop code.
0101 0101 8ha 01 Oall subroutine KMOD.
0102 7000 jpi sradd
0105 2200 ldf
0104 0651 651
0105 4062 std onea Store 0651.
0106 4065 std bneb
0107 0101 sha 01 Generate and store
0110 0605 adn 05 loop address*
0111 4075 std loop
0112 7500 exf
0115 1401 1401











0125 1405 1405 Input ramp =




0150. 7254 inp ch4 Input rdot.
0151 0074 74
0152 2076 ldd xl
0155 5W sbd ramp Compute suml e
0154 544o sbd step Xl - ramp - step.
0155 4o45 std suml
0156 2077 ldd x2 Compute sum? =
0157 5475 sbd rdot X2 - rdot.
0140 4045 std 8um2
0141 7500 exf
0142 5501 5501
0145 7550 out al
0144 0044 44
0145 7250 inp pl : Compute
0146 0062 62 Pl = &l x suml.
0147 7500 exf
0150 5500 5500 aj -1 for
0151 7524 out Pl optimum control.
0152 OO65 65










0157 7^15 out a2
0160 0046 46
0161 7215 inp P2 Compute
0162 0065 6$ ?2 a2 x sum2.
OI65 7500 exf \
0164 5500 5500 a2 -1.5 for
OI65 7511 out P2 optimum control*
0166 0066 66
0167 7211 inp q2
0170 0072 72
0171 6114 nzf a
0172 6015 *it a
0175 0042 al 42
0174 0044 a2 44
0175 0060 Pi 60
0176 OO65 P2 65
0177 0066 qi 66
0200 0070 q2 70 Input-output table*
0201 0076 chl 76
0202 0077 ch2 77
0205 0074 ch5 74
0204 0075 ch4 75
0205 2045 a ldd suml
0206 6205 Pit b Determine sign and
0207 2445 led suml magnitude of suml.
0210 4057 std magsl
0211 0401 ldn 01
0212 6105 nzf t
0215 4057 b std magsl
0214 0400 ldn 00
0215 4056 t std sinsl
0216 2045 ldd sum2
0217 6205 PJ* c
0220 2445 led sum2 Determine sign and
0221 4055 std mags2 magnitude of sum2.
0222 o4oi ldn 01
0225 6105 nzf u
0224 4055 std mags2
0225 0400 ldn 00
0226 4054 u std 8ins2
0227 2066 ldd prodl
0250 6205 pjf d
0251 2466 led prodl Determine sign and
0252 4055 std magpl magnitude of Pj.
02^5 0401 ldn 01
0254 6105 nzf V
0255 4055 d std magpl
0236 0400 ldn 00







0240 2070 ldd prod2
0241 6205 Pjf e
0242 2470 led prod2 Determine sign and
024$ 4051 std magp2 magnitude of ?2*
0244 0401 ldn 01
0245 6105 nzf w
0246 4051 e std magp2
0247 0400 ldn 00
0250 40^0 w std sinp2
0251 2006 ldd alu
0252 1252 lpf const
0255 6055 zjf f
0254 2055 lid magpl ?l overflow test.
0255 5457 sbd magsl
0256 6250 Pjf f
0257 6027 zjf f
0260 2047 ldd errflg
0261 0201 lpn 01
0262 6105 nzf g
0265 7500 exf
0264 2401 2401 Error stop 1 if
0265 0401 ldn 01 Pi overflows.
0266 0000 err
0267 2056 g ldd sinsl
0270 6004 *tf h
0271 2005 ldd sinal
0272 6004 «J* cc
0275 6107 nzf dd
0274 2005 h ldd sinal
0275 6005 J* dd
0276 0401 ccj ldn 01 Pi overflow correction.
0277 4052 std sinpl
O^OO 2226 ldf nmax
O^Ol 6104 nzf aa




0^04 2221 ldf pmax
0505 4066 aa std prodl
0^06 2010 f ldd a2u
0507 1215 lpf const
O^IO 6056 Jf J
0511 2051 ldd magp2 ?2 overflow test.
0512 5455 sbd mags2
0515 6255 PJ* J







OW 2047 ldd errflg
0^16 0202 lpn 02
0517 6110 nzf k
0520 7500 exf
0521 2401 2401 Error stop 2 if















0527 2054 k ldd sins2
0550 6004 # 1
0551 2007 ldd sina2
0552 6004 zjf ff
0555 6107 nzf ee
0554 2007 1 ldd sina2
0555 6005 J* ee
0556 0401 ff ldn 01
0557 4050 std sinp2
0540 2512 ldb nmax
0541 6104 nzf bb
0542 0400 ee ldn 00
0545 4050 std sinp2
0544 2517 ldb pmax















sum5 = ?i / ?2»
0551 2052 ldd sinpl
0552 5450 sbd sinp2
0555 6125 nzf m
0554 2072 ldd sum5 Determine sign of
0555 6205 Pjf n sum5 and perform
0556 0401 ldn 01 overflow test.
0557 6102 nzf
0560 0400 n ldn 00
0561 5452 sbd sinpl
0562 6016 *jf m
0565 2047 ldd errflg
0564 0204 lpn 04 Error stop 5 i**
0365- 6105 nzf P sum5 overflows.
0566 7500 exf
0567 2401 2401





Cell Mach Symbolic Remarks
Code
0572 2052 P ldd sinpl
0575 6005 &jf q 1
0574 2546 ldb nmax SumJ overflow correction.
0575 6102 nzf r
0576 2551 q ldb pmax
0577 4072 r std sum5
0400 7500 m exf
o4oi 2411 2411
0402 7525 out sum Output 8um5«
o4o2 0075 75
0404 2011 ldd delflg
0405 6015 3)f zz
04o6 2012 ldd csdel
0407 4046 std del
0410 2015 ol ldd fndel Delay loop.
0411 0701 il sbn 01 •
0412 6501 nzb il
04l? 2046 ldd del
04l4 0701 sbn 01
0415 4046 std del
04l6 6506 nzb ol
0417 7075 s jpi loop Get next sample.
0420 7500 zz exf
0421 1401 1401
0422 7204 inp dump Dump 1st sample if external
0425 0042 42 timing used.
0424 6505 nzb s
0425 6406 zjb 8
0426 0041 dump 4l Input-output table.
0427 0072 sum 72
0000 sradd equ 00
0005 sinal equ 05
0006 alu equ 06
0007 sina2 equ 07
0010 a2u equ 10
0011 delflg equ 11
0012 csdel equ 12
0015 fndel equ 15
0040 step equ 40
0045 suml equ 45
0045 sum2 equ 45 Symbol-cell equivalence
0046 del equ 46 table.
0047 errflg equ 47
0050 sinp2 equ 50
0051 magp2 equ 51
0052 sinpl equ 52




Gell Mach Symbolic Remarkss
Code
0054 8ins2 equ 5*
0055 mags2 equ 55
OO56 sinsl equ 56
0057 magsl equ 57
0062 onea equ 62
OO65 oneb equ 65
0066 prodl equ 66
0070 prod2 equ 70
0072 sumj equ 72
0075 rdot equ 75
0074 ramp equ 74
0075 loop equ 75
0076 XI equ 16
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